github.com/StefanSchippers/xschem

Preview meta tags from the github.com website.

Linked Hostnames

9

Thumbnail

Search Engine Appearance

Google

https://github.com/StefanSchippers/xschem

GitHub - StefanSchippers/xschem: A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse.

A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse. - StefanSchippers/xschem



Bing

GitHub - StefanSchippers/xschem: A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse.

https://github.com/StefanSchippers/xschem

A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse. - StefanSchippers/xschem



DuckDuckGo

https://github.com/StefanSchippers/xschem

GitHub - StefanSchippers/xschem: A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse.

A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse. - StefanSchippers/xschem

  • General Meta Tags

    46
    • title
      GitHub - StefanSchippers/xschem: A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse.
    • charset
      utf-8
    • route-pattern
      /:user_id/:repository
    • route-controller
      files
    • route-action
      disambiguate

  • Open Graph Meta Tags

    7
    • og:image
      https://repository-images.githubusercontent.com/286048835/c4f0c480-23b8-11eb-8e86-cd917191e103
    • og:image:alt
      A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse. - StefanSch...
    • og:site_name
      GitHub
    • og:type
      object
    • og:title
      GitHub - StefanSchippers/xschem: A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse.

  • Twitter Meta Tags

    5
    • twitter:image
      https://repository-images.githubusercontent.com/286048835/c4f0c480-23b8-11eb-8e86-cd917191e103
    • twitter:site
      @github
    • twitter:card
      summary_large_image
    • twitter:title
      GitHub - StefanSchippers/xschem: A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse.
    • twitter:description
      A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse. - StefanSch...

  • Link Tags

    47
    • alternate icon
      https://github.githubassets.com/favicons/favicon.png
    • assets
      https://github.githubassets.com/
    • canonical
      https://github.com/StefanSchippers/xschem
    • dns-prefetch
      https://github.githubassets.com
    • dns-prefetch
      https://avatars.githubusercontent.com

Links

111