title

OpenCores

Content-type

text/html; charset=utf-8

keywords

cores, VHDL, Verilog HDL, ASIC, Synthesizable, standard cell, IP, Intellectual Property, 32-bit RISC, UART, PCI, SDRAM, full custom, system on a chip, SOC, reusable, design, development, synthesis, designs, developers, C, Linux, eCos, open, free, open source cores, RTL code, system-on-a-chip, circuits, digital, GNU, GPL, core, controller, processor, system design, chip design, EDA, design methodology, design tools, ASICs, programmable logic, FPGA's, PLDs, CPLDs, verification, Synthesis, HDL, Simulation, IC design software, semiconductor design, integrated circuits, system designs, chip designs, EDAs, design methodologies, design tool, ASIC, programmable logics, FPGA, PLD, CPLD, Synthesis, circuit, Synopsys, system design, chip design, programmable logic, FPGA's, PLDs, CPLDs, verification, Simulation

X-UA-Compatible

IE=edge

icon

https://cdn.opencores.org/img/favicon.png

shortcut icon

https://cdn.opencores.org/img/favicon.png

stylesheet

https://cdn.opencores.org/compiled-d3c4fad592.css

stylesheet

https://fonts.googleapis.com/css?family=Ubuntu:regular,bold